CodePudding
Home
front end
Back-end
Net
Software design
Enterprise
Blockchain
Mobile
Software engineering
database
OS
other
Tags
>
quartus
11-07
Software design
Tying to do frequency scaling of 50 MHz signal to 1MHz with below code. "endmodule" error
09-29
Net
Which files or folders should be in .gitignore in Quartus Prime 18.1 Lite (Verilog) project? [closed
Links：
CodePudding
